# A NOVAL METHOD TO DESIGN 3-BIT BURST ERROR-CORRECTION CODES WITH QAEC

K. Adi Narayana<sup>1</sup>, K. Bhaskar Reddy<sup>2</sup>, M. Ramesh Naidu<sup>3</sup>

<sup>1</sup>Assistant Professor, <sup>2</sup>Assistant Professor, <sup>3</sup>Associate Professor, ECE Department, Anantha Lakshmi Institute of Technology and Sciences, Ananthapuramu, Andhra Pradesh, India.

ABSTRACT--The use of error-correction codes (ECCs) with advanced correction capability is a common system-level strategy to harden the memory against multiple bit upsets (MBUs). Therefore, the construction of ECCs with advanced error correction and low redundancy has become an important problem, especially for adjacent ECCs. Existing codes for mitigating MBUs mainly focus on the correction of up to 3-bit burst errors. As the technology scales and cell interval distance decrease, the number of affected bits can easily extend to more than 3 bit. The previous methods are therefore not enough to satisfy the reliability requirement of the applications in harsh environments. In this paper, a technique to extend 3-bit burst error-correction (BEC) codes with quadruple adjacent error correction (QAEC) is presented. First, the design rules are specified and then a searching algorithm is developed to find the

codes that comply with those rules. The H matrices of the 3-bit BEC with QAEC obtained are presented. They do not require additional parity check bits compared with a 3-bit BEC code. By applying the new algorithm to previous 3-bit BEC codes, the performance of 3-bit BEC is also remarkably improved. The encoding and decoding procedure of the proposed codes is illustrated with an example. Then, the encoders and decoders are implemented using a 65-nm library and the results show that our codes have moderate total area and delay overhead to achieve the correction ability extension.

Index Terms—Burst error-correction codes (ECCs), ECC, multiple bit upset (MBU), memory, quadruple adjacent error correction (QAEC).

#### **1.INTRODUCTION**

Reliability is an important requirement for space applications [1]. Memories as the data storing components play a significant role in the electronic systems. They are widely used in the system on a chip and application-specific integrated circuits [2], [3]. In these applications, memories



Fig. I. Memory cell area of different technology (cell area shape is simplified to a square, and Length is the length of side).

account for a large portion of the circuit area [4]. This makes memories suffer more space radiation than other components. Therefore, the sensitivity to radiation of memories has become a critical issue to ensure the reliability of electronic systems. In modern static random access memories (SRAMs), radiation-induced soft errors in the form of the single event upset (SEU) and multiple bit upset (MBU) are two prominent single event effects [5]. As semiconductor technology develops from the sub micrometer technology to the ultra deep sub micrometer (UDSM) technology, the size of memory cells is smaller and more cells are included in the radius affected by a particle [6], [7] as shown in Fig. 1.

When a particle from a cosmic ray hits the basic memory cell, it generates a radial distribution of electron-hole pairs along the transport track [8]. These generated electron-hole pairs can cause soft errors by changing the values stored in the memory cell leading to data corruption and system failure [9]. For the transistors with a large feature size, a radiation event just affects one memory cell, which means that only the SEU occurs. In this case, the use of single errorcorrection (SEC)- double error-detection (DED) codes [10] is enough to protect the memory from radiation effects.

As the feature size enters into DSM range, the critical charge keeps decreasing and the area of the memory cell scales down for each successive technology node. This makes more memory cells affected by a particle hit as shown in Fig. 2. For the CMOS bulk technology, with the cell-to-cell spacing decreasing, the electron–hole pairs generated

ISSN: 2278-4632 Vol-11 Issue-02 2021

in the substrate can diffuse to nearby cells and induce MBUs [11]–[14]. This



Fig. 2. Schematic description of memory cells included in the radiation effect with variation of the technology node.

compares with the FDSOI technology, which isolates transistors and limits the multi collection mechanism. Therefore, the multi collection mechanism is more prominent for a bulk technology, and the MBU probability is higher [15]–[18]. To protect against MBUs, ECCs that correct adjacent bit errors [19]–[24] or multiple bit errors [25]–[27] are utilized. Although multiple bit errorcorrection codes (ECCs) can correct multiple bit errors in any error patterns not limited to the adjacent bits, the complexity of the decoding process and the limitation of the code block size limit their use. Meanwhile, from the generation principle of MBUs in [28], the type of the MBUs depends on the initial angle of incidence and scattering angle of the secondary particles. Based on this, adjacent bit errors are dominant error patterns among the multiple bit errors. Therefore, adjacent bits correction ECCs become popular in memory-hardened designs. Many

codes are proposed, and the capability of adjacent bits correction mainly focuses on the double adjacent error correction (DAEC) [19]–[22], triple adjacent error correction (TAEC), and 3-bit burst error correction (BEC) [23]. An alternative to codes that can correct adjacent errors is to use an SEC or SEC-DED code combined with an interleaving of the cells. memory Interleaving ensures that cells that belong to the same logical word are placed physically apart. This means that an error on multiple adjacent cells affects multiple words each having only one bit error that can be corrected by an SEC code. As noted in previous studies, interleaving makes the interconnections and routing of the memory more complex and it will lead to an increase area and power consumption or limitations in the aspect ratio [19], [20]. Therefore, whether it is better to use SEC plus interleaving or a code that can correct adjacent errors will be designdependent and both alternatives are of interest.

#### 2.LITERATURE SURVEY

S. K. Vishvakarma, B. S. Reniwal, V. Sharma, C. B. Khuswah, and D. Dwivedi, "Nanoscale memory design for efficient computation: Trends, challenges and opportunity,"[2] The importance of

embedded memory in contemporary multicore processors and system-on-chip (SoC) for wearable electronics and IoT applications is growing. Intensive data processing in such processors and SoCs necessitates larger onchip, energy-efficient static random access memory (SRAM). However, there are several challenges associated with low-voltage SRAMs. In this paper we have discussed the major hurdles at technology front for low power and robust SRAM design. We have discussed the different circuit techniques to mitigate these severe reliability concerns for embedded SRAM. Furthermore, this paper presented the recent development in embedded memory technology targeted to efficient computation. We have analyzed the effect of various device sizing on memory stability. The novel current mode circuit is also presented for high speed, offset tolerant SRAM sense amplifier. The Fin FET memory design is explored to reduce the external manifestation of device mismatch on SRAM stability and memory yield.

## 4.PROPOSED WORK BINARY BLOCK LINEAR CODES

In previous works, codes for SEC-DAEC-DED, SEC-DAEC-TAEC, and 3-bit BEC have been proposed. All of them are binary linear block codes. The process used to design these codes is based on some rules for linear block codes construction. In this paper, the proposed codes are also binary linear block codes and obey similar construction rules. Normally, the binary codes are described by the number of data-bits, k, redundancy bits, (n - k), and the block size of the encoded-word, n. An (n, k) code is defined by its generator matrix G or parity check matrix H in

$$G = [Pk \times (n-k) \cdot Ik \times k] H = [PT \cdot I(n-k)]$$
(1)

where Ik×k is the identity matrix, P is the matrix with size  $k \times (n - k)$ , and PT is the transpose of P. In the encoding process, the generator matrix G is used to encode the data bits through the process in

$$\mathbf{v} = \mathbf{u} \cdot \mathbf{G} \tag{2}$$

where u(u0, u1, ..., uk-1) are the data bits to be encoded, and v(v0, v1, ..., vn-1) is the codeword. In the decoding process, the parity check matrix H is used to decode the received codeword through the process in

where r (r0, r1, ..., rn-1) is the received codeword, S(s0, s1, ..., sn-k-1) is the syndrome, and a significant parameter for

 $S = r \cdot HT$ 

(3)

ISSN: 2278-4632 Vol-11 Issue-02 2021

correcting errors. The errors injected into the received code can be described by using

r = v + e (e0, e1, ..., en-1) (4) where e (e0, e1, ..., en-1) is the error vector indicating that an error occurs in the ith bit when ei = 1. When multiple bit errors occur in the received codeword r with the error vector e = (e0, e1, ..., en-1), the syndrome of the code considering the error vector in decoding process can be calculated by the method in

 $\mathbf{S} = \mathbf{e} \cdot \mathbf{HT} \,. \tag{5}$ 

This equation formulates the relationship between the syndrome and the corresponding error pattern. Considering the detailed structure of the parity matrix H, when one error occurs in the ith bit, the corresponding syndrome is equal to the ith column vector. When errors occur in the ith bit and the jth bit, the corresponding syndrome is equal to the xor result of the ith column vector and the jth column vector. Therefore, if one error can be corrected or detected, it obeys the following rules.

1) Correctable Restriction: The corresponding syndrome vector is unique in the set of the syndromes.

2)Detectable Restriction: The corresponding syndrome vector is nonzero.

#### **CODE DESIGN TECHNIQUE**

In this section, we discuss the code design technique for 3-bit BEC with QAEC. The approach used is based on syndrome decoding and the analysis of the requirements in terms of parity check bits and the formulation of the problem is similar to the one used in some previous studies like [23] and [30]. The process used to design QAEC codes can be divided into error space satisfiability problem and unique syndrome satisfiability. Section III-A explains the error space satisfiability problem, and Section III-B is the unique syndrome satisfiability problem.

#### A. Error Space Satisfiability

For a code with k data bits and c check bits, its input can represent 2k binary values. If one error occurs, it has k +c bit positions for a single error with output space of  $(k + c) \cdot 2k$  values. If adjacent errors occur, it has k + c - 1 bit positions for double adjacent errors with output space of (k+c-1) $\cdot$  2k values, (k +c-2) bit positions for triple adjacent errors with output space of (k+c-2) $\cdot$  2k values, ..., (k+c-(N-1)) bit positions for N adjacent errors with output space of (k  $+ c - (N - 1)) \cdot 2k$  values. If almost adjacent errors occur, it has (k+c-2) bit positions for errors in 3-bit window with output space of  $(k+c-2) \cdot 2k$  values, (k+c-3) bit positions for each type of errors in 4-bit window with

output space of  $(k + c - 3) \cdot 2k$  values. To obtain the codes that can correct the errors with certain fault types, the sum of the output space value of error patterns should be less than or equal to the whole output space value 2k+c.

	TABL	EI	
MINIMUM CHECK	BIT AND	SYNDROME	CONDITION

Data	Check	Total	Syndromes	Syndromes	Syndromes
Bits	Bits	Bits	Needed	Available	Left
16	7	23	107	120	13
32	8	40	192	247	55
64	9	73	357	502	145

For the proposed code, to correct 3bit burst and quadruple adjacent errors, the total condition of the error patterns is (k +c-3)+(k+c-2)+(k+c-1)+(k+c)+(k+c-2), respectively, for quadruple adjacent errors, triple adjacent errors, double adjacent errors, single errors, and 3-bit almost adjacent errors. Based on the error space satisfiability principle, the relation between the space of the correct codeword and the space of the erroneous codeword can be derived from

$$2^{k}(5(k+c)-8+1) \le 2^{k+c}$$
. (6)

Based on (6), the minimum number of check bits used for 16, 32, and 64 data bits is shown in Table I. Meanwhile, the available syndromes and the ones needed in the best case to correct 3-bit burst and quadruple adjacent error are also shown in Table I. Here, we should note that the number of parity check bits needed is the same as for 3-bit BEC codes [23].

In this section, we discussed the error space satisfiability issue of the correctable errors. The number of check parity bits used for the proposed code should meet the requirement of (6). This restricts the check bit number and the minimum size of the dimension of H matrix. The issue of the column vector selection for the unique syndrome of a correctable error is discussed in Section III-B.

#### **B.** Unique Syndrome Satisfiability

From the view of binary block linear codes, if a type of error patterns can be corrected, the syndrome of individual error patterns should be unique. For the proposed code, the error patterns are (..., 1, ...) for SEC, (..., 11, ...) for DAEC, (..., 111, ...) for TAEC, (..., 1111, ...) for QAEC, and (..., 101, ...) for 3-bit almost adjacent errors correction. Therefore, the unique syndrome satisfiability can be expressed by

$$S_{0i} \neq S_{0j}, \quad S_{1i} \neq S_{1j}, \quad S_{2i} \neq S_{2j}$$

$$S_{3i} \neq S_{3j}, \quad S_{4i} \neq S_{4j}$$

$$S_{0i} \neq S_{1j} \neq S_{2k} \neq S_{3l} \neq S_{4m}$$

$$(9)$$

where S0i is the syndrome for single bit error, S1i is the syndrome for double adjacent bit

errors, S2i is the syndrome for triple adjacent bit errors, S3i is the syndrome for 3-bit almost adjacent bit errors, and S4i is the syndrome for quadruple adjacent bit errors. The syndrome variables S0i, S1i, S2i, S3i, and S4i are linear combinations of the H matrix columns obeying the rules in

$S_{0i} = h_i$	(10)
$S_{1i} = h_i \oplus h_{i-1}$	(11)
$S_{2i} = h_i \oplus h_{i-1} \oplus h_{i-2}$	(12)
$S_{3i} = h_i \oplus h_{i-2}$	(13)
$S_{4i} = h_i \oplus h_{i-1} \oplus h_{i-2} \oplus h_{i-3}$	(14)

where i ,  $j \in [1, n]$ , i —

= j . Equations (10)–(14) indicate the detail relation between the syndromes and the columns. It is also used to design the circuits of syndrome calculation block. The code design is a kind of Boolean satisfiability problem. Normally, the solution of this problem is based on the recursive back tracing algorithm, which is presented in Section. Here, from the view of the integrated circuits design, two criteria are considered to optimize the target codes.

1) Smallest Hamming Weight of H: This criteria commonly indicates that the solution can be completed by using the lowest number of the logic gates in the synthesis process of the encoder and decoder.

2) Smallest Hamming Weight of the Heaviest Row of H: Logic depth in the encoding and decoding process depends on the logic path with the largest delay. The smallest hamming weight in the heaviest row can decrease the delay of the encoder and decoder.

With these restrictions discussed previously, based on the algorithm in Section IV, the solution for 3-bit BEC with QAEC codes can be found.



Fig. 5. Flow of algorithm with column weight restriction and past procedure record.

TABLE II Performance of Proposed Algorithm for 3-bit BEC Codes

- normsi	Smallest	Total Ones	Smallest 1	leaviest Row
(a, k)	Codes [23]	Proposed Algorithm	Codes [23]	Proposed Algorithm
(23,16)	46(8)	45(7)	7(49)	7(45)
(40,32)	.90(15)	88(13)	12(91)	12(89)
(73,64)	180(25)	180(21)	23(182)	21(180)

such as the one used in [23]. Therefore, they can be applied for the finding process of the

QAEC codes. Normally, the solution of this problem is based on the recursive back tracing algorithm, which is presented in Section. The solutions found for QAEC codes are presented Section V.

#### **PROPOSED CODES**

In terms of computing time, it is possible for QAEC codes with 16 data bits to have access to all the solutions, but it is impossible for QAEC codes with 32 and 64 data bits. Therefore, in this paper, the best solutions are presented for QAEC codes with 16 data bits and the best solutions found in a reasonable time (one week) using the proposed searching algorithm are presented for OAEC codes with 32 and 64 data bits. In terms of the two optimization criteria mentioned in Section, for codes (23, 16), the two best parity check matrices are shown in Figs. 6 and 7 with both criteria best optimized. The parity check matrix for (40, 32) optimized to reduce the total number of ones is shown in Fig. 8 and the parity check matrices for (40, 32) optimized to reduce the maximum number of ones in a row is shown in Fig. 9. For codes (73, 64), the solutions obtained with both criteria better optimized are the same. The matrix is shown in Fig. 10.

# PROCEDURE OF ENCODING AND DECODING FOR QAEC CODES

#### ISSN: 2278-4632 Vol-11 Issue-02 2021

In this section, we elaborate on the encoding and decoding procedure of the proposed 3-bit BEC-QAEC codes. The fundamental theory of encoding and decoding were discussed in

	E1	0	.0	0	-0	÷	0	1	Ð	0	÷.	0		.0	1	1	1	0	Ū.	0	-10	-0	-0 T
	0	A.	0	0	D	÷	0	D	-1	0	1	1	ō.	11	1	0	-0	1	U.	0	0	1	-0
	0	-0	1	10	0	0	0	0	0	1	Ú.	n	0	÷.	0	0	т	1	π	1	0	0	1
н-	0	Q.	0	1	-0	0	0	1	0	0	1	D	0	0	1	0	1	0	1	1	0	4	0
	0	-0	0	-8	э.	0	0	.0	4	0	0	1	1	1	1	0	-0	10	.0	1	4	0	-0
	0	.0	0	-0	0	11	-0	-0	1	4	0	н		-8	.0	10	Ð	1	-0	ы	-0	0	1
	0	0	0	.0	0	0	1	0	Ð	2	0	0	1	0	0	ч.	ø	х	1	а	0	1	4.

Fig. 6. Best parity check matrix for the (23, 16) 3-bit burst with QAEC optimized to reduce the total number of ones and the maximum number of ones in a row.

- 71	1	0	0	iii	0	0	Ű.	1	-10	1	1	1	4	6	ú	0	4	0	0	1	0	Ū.	١r
	0	12	0	11	0	÷.	Ū.	Đ.	-1	-0	Ū.	x	-0	1	1	1	0	Q.	1	-0	1	0	й.
	0	0	æ	0	-0	0	0	10	-6	.0	1	3	0	0	×.	0	0		Ū.	0	3	1	0
38-	0	0	ΰ.	1	0	0	0	1	0	0	T.	Ū.	Ð	ī.	0	0	3	0	0	0	0	0	0
	-0	0	0	0	1	0	0	1	D	1	1	10	1	1	0	0	0	0	1	0	0	1	н
	0	ŵ	Ū.	0	0	1	0	0	1	0	0	.0	1	0	1	D.	0	1	0	1	0	1	1
	- 0	÷0	ù.	.0	0	ó	T.	ū.	Ū.	÷	ú	1	x	ö	1	1	÷0	÷	ù.	0	1	-0	1.

Fig. 7. Best parity check matrix for the (23, 16) 3-bit burst with QAEC optimized to reduce the total number of ones and the maximum number of ones in a row.

	100	010	10.00		000	0 0 0	0.00	000	0 0 0	100	010	001	1 11	01	000	100	0 11	000	0.00	11	100	0.01	001	0	100	01.0	01	0.0	000	010	0 11	101	000	11	010	0.01	010	101	0.0	010	001
1.	-0 0	ň	-		1	ĩ	0.0	0.0	ă	0	0.0	0.0	ï	01	Ĩ	0	-	0	ĭ	ä	01	8	1.0	i	01	ě	00	ĩ	ĩ	ĩ	8	1	ĩ	ă	1	0.0	ě	ů.	ï	01	1
	0	0	1		0	0.0	1	1	0	1	0.7	0	0.0	0	8	01	1	00	1	10	00	1	00	1	0	000	10	1	10	0	1	01	8	01	1	1	2	0	1	00	10
	0	0	6	0	ŀ	0	0	0	t	0	0	1	0	Ū	1	0	0	1	0	ù	0	0	1	Ū.	1	1	Ū	Ű.	1	9	1	0	Ŧ	I.	1	0	0	0	I	1	6

Fig. 8. Parity check matrix for the (40, 32) 3-bit burst with QAEC optimized to reduce the total number of ones.

11	t	0	0	ġ.	п	Ð	0	Ú.	1	÷	Q.	÷.	D	ò	4	п	Ð	÷	ū	4	ŵ.	0	ū.	х	2	÷.	0	1	ō.	Ŧ.	Ð	ø	0	0	÷.	1	ū	0	÷.	.1
11	Ū.	1	0	0	0	0	0	0	0	1	0	TT.	1	-0	0	.0	0	0	1	Ð	8	ŵ.	1	х	1	11	1	0	ŵ.	1	0	18	10	1	0	0	1	-0	1	1
. 1.1	0	0	10	0	ù.	Ð.	0	0	10	0	÷	n.	-0	-0	0	1	Ð	•	0	0	1	÷0	0	43	x	-10	-0	(D)	÷	÷	-0	Q,	÷	×.	0	18	т	4	0	ŭ
	Ū.	Ū.	÷.	ŧ.	10	Ū.	÷	0	0	-0	ů.	Ŧ	0	4	Ū.	0.	0	.1	Ū.	Đ.	6	1	ŵ.	0	0	Ū.	-0	1	0	Û.	0	1	0.	0	0	1	Ū.	1	0	
10	Ū.	0	0	0	1	0	ŵ.	0	0	0	0	Ĥ.	4	Ô.	0	<b>u</b>	1	÷.	Ū.	1	Ø.	0	1	0	.0	1	0	ø	0	n.	1	4	×.	n	1	0	t	1	3	1
Т	ù.	D	0.	ġ.	п	Ŧ	÷	0	4	0	6	п	Ð	.0	0	1	0	ø	1	0	ġ.	Ŧ.	Ú.	1	-0	0	.0	Ł	0	п	Ť.	÷.	-0	1	1	9	ū	-D	0	)
11	0.	0	0	0	0	0.	1	0	Ū.		0	0.	-0	0	т	.0	0	1	ū.	0	1	0	0	÷0	1	1	-0	0	1	-11	0	0	1.	0	÷	0	1	0	-0	
1.1	ù.	n	ėr.	0	÷0	n.	÷.	1	-0.	-6	÷	0.	0	1	ô.	-01	1	0	ū.	-D	÷	1	1	0	÷.	ŵ.	1	1	÷	1	1	÷.	-iti	1	÷	à	- ú	1	-6	1

Fig. 9. Parity check matrix for the (40, 32) 3-bit burst with QAEC optimized to reduce the maximum number of ones in a row.

1	Thesanson subjects are some to be appropriate a resolution and a some some some some some some some some	ł
	018000800880000.0010018001841081088108800180180184001800018108001108810891081	
	08/800840188108410840084018008101800810181008101180180180180180018001101810018	
10.2	01810010018000180001001008108108108118800180018101811881188101810810	
-	00890180084108400801840840140190081084118410810181081008100810081101801110184	
	0849081908491899169084916846891990119081084661618014106410619081681081081	
	08430841081081081081081081084104101401184114191081008108108111840184008001140114	
	Tosagosgiestosgrostosiao tasositissio jaibagistossaissoosao jiaitoosao jai	ł

Fig. 10. Parity check matrix for the (73, 64) 3-bit burst with QAEC optimized to reduce the total number of ones and the maximum number of ones in a row.

Section. Here, an example for 16 data bits is illustrated in Fig. 11 with the H matrix used in Fig. 6. Based on the structure of the parity check matrix, the check bits are calculated by the corresponding data bits. The new encoded codeword, the combination of check bits and

data bits is stored in the memory. When the particles hit the memory resulting in MBUs, the contents of affected memory cells are flipped. Here, to elaborate on the correction ability of QAEC codes, quadruple adjacent bits are flipped on D2, D3, D4, and D5. In the decoding process, the syndrome is calculated using the stored check bits and data bits and the structure of the parity check matrix.

Through the corresponding relationship between the syndrome and the XOR result of the columns mentioned in Section II, the flipped bits can be located. With the flipped bits inverted, the errors from the storage stage in the memory are effectively corrected. This is the whole procedure of encoding and decoding for the proposed QAEC codes.



Fig. 11. Procedure of encoding and decoding for QAEC codes.

#### ISSN: 2278-4632 Vol-11 Issue-02 2021

### RESULTS



naue Tenaumi Innue sebra iona (1412-1592 Teo Ree Gebuelle Actual Tenkimu Anton Anton Anton (1412-2856 Teo Brakeninio

#### Fig1. Simulation output when clk is in state-0



Fig.2. Simulation output when clk is in state-1

	Device Utilization Summary (e	timated values)	H
Logic Utilization	lkel	Analable	Utilization
Norther of Sices	8	960	Б
Norber of Airput LUTs	ž	50	5
Number of bondes' 112s	Ð	65	65%
Number of GOLIAs	1	24	5

#### Fig. Device utilization summary

Dffset:	2.89415	(levels	of Logic	: = 2)
Source:	rst (FAD	1		
Destination:	n2/n1/c	0 (EE)		
Destination Clos	h cli risi	ng		
Data Rath: rst t	o m2/m1/o 0			
		âte	Jet	
Cellcin-Xost	facout	Ielay	lelay	Logical Name (Net Name)
IBUF:I-X0	16	1.19€	0.879	rst IBUF (m2/m1/c 0 motO001)
MINF5:5->0	1	1.641	5.000	n2/n1/c 7 man00001 f5 (n2/n1/c 7 man0000
FDE:0		1,288		m2/m1/c_1
Istal		2,8945	s (2.019	as logic, 0.879ns route)
			(6.6	i logic, 30.4% route)
			(6.6	i logic, 30.4% route)
liming constraint:	Defaolt OF	ISEI OSI	(8.8) kter :	t logic, 30.4% zoute) 
fining constraint: Total number of	Defaolt OF paths / des	PSEI OJI tination	(69.69 AFTER 1 ports:	t logic, 30.4% zoute) 
Timing constraint: Total number of Difact:	Default OF paths / des 4.040ns	FSET OST tination (Levels	(69.69 AFTER f ports: of Logic	t logic, 30.4% route) for Clock 'clk' 9 / 9 = 1)
liming constraint: Total number of Offset: Source:	Default OF paths / des 4.040ms m2/error	PSEI OST tination (Levels det (FF	(69.69 AFTER f ports: of Logic )	t logic, 30.4% route) for Clock 'clk' 9 / 9 := 1)
Liming constraint: Total number of Offset: Source: Destination:	Default OF paths / des 4.040ns m2/error error de	ESEI OUT tination (Levels _det (FF t (FRD)	(69.69 AFTER 1 ports: of Logic )	1 logic, 30.4% route) 
Liming constraint: Total number of Offset: Source: Destination: Source Clock:	Default OF paths / des 4.040ns m2/error_de clk risi	PSEI OUT tination (levels _det (FF t (FRD) ng	(69.69 AFTER 1 ports: of Logic )	k logic, 30.4% route) 
Timing constraint: Total number of Offset: Source: Destination: Source Clock: Data Beth: m2/er	Default OF paths / des 4.040ns m2/error_de clk risi ror_det to	FSEI OUT tination (Levels _det (FF t (EMD) tg error_de	(69.69 AFTER f ports: of Logic ) t	t logic, 30.4% route)  for Clock "clif" 9 / 9 := 1)
Timing constraint: Total number of Mfaet: Source: Destination: Source Clock: Data Path: m2/er	Default OF paths / des 4.040ns m2/error error_de clk risi ror_det to	ISEI OII tination (Ierels det (IT t (EAD) DQ error de Gate	(69.6) AFTER 1 ports: of Logic t Jet	t logic, 30.4% route) 

**Fig.3.Timing Summary** 

Timing constraint: Default OFFSET OUT AFTER for Clock 'clk' Total number of paths / destination ports: 9 / 9

4.14las	(levels :	of Logic	:= 1)
m2/error	det (FF	1	
error de	(BBB)		
clk riai	g		
nc_det to e	error_de Core	t Tat	
fatout	Delay	Ielay	Logical Name (Net Name)
÷.	1 514	8. 957	
	9 160	21441	ermit det (RIF lermit det)
	91494		
	4.14las n2/error error de clk risti tro det to ( fanout 1	4.14bs (levels al/error_det (FT error_det (FR) clk rising nr det to error_de Bate fanont_Delay 1 0.514	4.141ms (Levels of Logic m2/error_det (FF) error_det (FMD) clk rising nr_det to error_det Gate Jet famout Delay Delay 1 0.514 0.357

Notal HEAL time to Nat completion: 0.00 secs Notal CFU time to Nat completion: 7,60 secs

#### Fig.4.Timing constraints: Total Gate Delay

#### CONCLUSION

In this paper, a technique to extend the 3-bit BEC codes with the QAEC is presented. The proposed codes have the same redundancy as the previous 3-bit BEC codes [23]. To accelerate the searching process of target matrices, a new algorithm with column weight control and recording function is proposed. Based on the proposed algorithm, a searching tool is developed to execute the searching process automatically. To prove the validity of the proposed algorithm, it is applied to the previous 3-bit BEC codes [23] and the codes are remarkably improved on the two optimization criteria. Then, the proposed algorithm is used to find the

solution for the QAEC. The complete solution searching process is finished for 16 data bits and the searching process using optimization algorithm is carried out for 32 and 64 data bits. Therefore, in this paper, the best solutions are presented for 16 data bits and the best solutions found in a reasonable computation time are presented for 32 and 64 data bits. The encoder and decoder of the proposed codes are implemented by using the HDL and synthesized for a 65-nm library. The overhead of area and delay is moderate versus previous 3-bit BEC codes [23]. This suggests that the proposed 3-bit BEC with QAEC codes can be effectively used by designers to protect the SRAM memories from radiation effect and mitigate the MBUs that affect up to four adjacent bits. Finally, as noted before, the proposed scheme could be extended to design 3-bit burst ECCs that can correct another of the 4-bit burst error patterns instead of the quadruple adjacent error. This can be of interest for applications in which there is a dominant 4-bit burst error pattern that is not the quadruple adjacent error.

#### REFERENCES

[1] R. D. Schrimpf and D. M. Fleetwood, Radiation Effects and Soft Errors in

#### ISSN: 2278-4632 Vol-11 Issue-02 2021

Integrated Circuits and Electronic Devices. Singapore: World Scientific, 2004.

[2] S. K. Vishvakarma, B. S. Reniwal, V. Sharma, C. B. Khuswah, and D. Dwivedi, "Nanoscale memory design for efficient computation: Trends, challenges and opportunity," in Proc. IEEE Int. Syst. Nanoelectron. Inf. Syst., Dec. 2015, pp. 29–34.

[3] S.-Y. Wu, C. Y. Lin, S. H. Yang, J. J. Liaw, and J. Y. Cheng, "Advancing foundry technology with scaling and innovations," in Proc. Int. Symp. VLSI-TSA, Apr. 2014, pp. 1-3. [4] ITRS. International Technology Roadmap for Semiconductors (ITRS) Report, Semiconductor Industry Association. 2009. Accessed: [Online]. Available: http://www.itrs.net [5] Y. Bentoutou, "A real time EDAC system for applications onboard earth observation small satellites," IEEE Trans. Aerosp. Electron. Syst., vol. 48, no. 1, pp. 648–657, Jan. 2012.

[6] E. Ibe, H. Taniguchi, Y. Yahagi, K.-I.
Shimbo, and T. Toba, "Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule," IEEE Trans.
Electron Devices, vol. 57, no. 7, pp. 1527– 1538, Jul. 2010. [7] L. Artola, M. Gaillardin, G. Hubert, M. Raine, and P. Paillet, "Modeling single event transients in advanced devices and ICs," IEEE Trans. Nucl. Sci., vol. 62, no. 4, pp. 1528–1539, Aug. 2015.

[8] M. Murat, A. Akkerman, and J. Barak, "Electron and ion tracks in silicon: Spatial and temporal evolution," IEEE Trans. Nucl. Sci., vol. 55, no. 6, pp. 3046–3054, Dec. 2008.

[9] R. C. Baumann, "Soft errors in advanced computer systems," IEEE Design Test. Comput., vol. 22, no. 3, pp. 258–266, May/Jun. 2005.

[10] M. Y. Hsiao, "A class of optimal minimum odd-weight-column SEC-DED codes," IBM J. Res. Develop., vol. 14, no. 4, pp. 395–401, Jul. 1970.

[11] J. D. Black, P. E. Dodd, and K. M. Warren, "Physics of multiplenode charge collection and impacts on single-event characterization and soft error rate prediction," IEEE Trans. Nucl. Sci., vol. 60, no. 3, pp. 1836–1851, Jun. 2013.

[12] O. A. Amusan et al., "Charge collection and charge sharing in a 130 nm CMOS technology," IEEE Trans. Nucl. Sci., vol. 5