

DESIGN OF AES USING VERILOG

¹V Naresh, Assistant Professor, ECE department, Ramachandra College of Engineering,
Email id: nareshvelivila462@rcee.ac.in

²M Galeeb, Assistant Professor, ECE department, Ramachandra College of Engineering,
Email id: mannegaleeb@rcee.ac.in

³ Y Naveen Kumar, Assistant Professor, ECE department, Ramachandra College of
Engineering, Email id: naveenkumar.y40@rcee.ac.in

⁴M Sivaji, Assistant Professor, ECE department, Ramachandra College of Engineering,
Email id: mshivaji@rcee.ac.in

Abstract

Security is a crucial parameter to be recognized with the improvement of electronic communication. Today most research in the field of electronic communication includes look into on security concern of communication. At present most by and large consumed and recognized standard for encryption of data is the Advanced Encryption Standard. AES was transformed to supplant the developing Data Encryption Standard. The AES calculation is fit for handling cryptographic keys which are of 256, 128, & 192 bits to encode & unscramble data in squares of 128 bits. The center of the calculation is made up of four key parts, which manage 8 bit data pieces. The whole 128 bit data to the calculation is dealt with into a 4 x 4 grid termed a state, to obtain the 8 bit square.

Considering the complex nature of advance encryption standard (AES) algorithm, it requires a huge amount of hardware resources for its practical implementation. The extreme amount of hardware requirement makes its hardware implementation very burdensome. During this research, a FPGA scheme is introduced which is highly efficient in terms of resource utilization. In this scheme implementation of AES algorithm is done as a finite state machine (FSM). VHDL is used as a programming language for the purpose of design. Data path and control unit are designed for both cipher and decipher block, after that respective data path and control unit are integrated using structural modeling style of VHDL. Xilinx_ISE_14.2 software is being used for the purpose of simulating and optimizing the synthesizable VHDL code. The working of the implemented algorithm is tested using VHDL test bench wave form of Xilinx ISE simulator and resource utilization is also presented for a targeted Spartan3e XC3s500e FPGA.

1 Introduction

Does expanded security give solace to distrustful individuals? Then again does security give some extremely essential insurances that we are guileless to accept that we needn't bother with? Throughout this period when the World Wide Web gives crucial correspondence between countless individuals and is constantly progressively utilized as an apparatus for trade, security turns into an enormously essential issue to manage. There are numerous angles to security and numerous provisions, extending from safe trade and installments to private correspondences and ensuring passwords. One vital perspective for safe interchanges is that of cryptography, which the fundamental center of this subject is. At the same time it is paramount to notice that when cryptography is fundamental for safe interchanges, it is not independent from anyone else sufficient. The onlooker is exhorted, then, that the themes secured in this part just portray the first of numerous steps important for important security in any count of situations.

Cryptography is an art of composing in mystery symbols and is an antiquated craft; the initially reported utilization of cryptography in composing goes once again to circa-1900 B.C. at the point when an Egyptian copyist utilized non-standard symbolic representations in an engraving. A few masters contend that cryptography showed up spontaneously at some point in the wake of composing was imagined, with requisitions running from strategic messages to war-time fight tactics. It is not at all astonishment, then, that new types of cryptography came not long after the across the board improvement of machine interchanges. In information and telecommunications, cryptography is fundamental when conveying over any non-trusted medium, which incorporates pretty much

any system, especially the WWW. Inside the connection of any provision-to-requisition communication, there are some particular security prerequisites, including:

- Authentication: The procedure of demonstrating one's character. (The essential types of host-to-have validation on the WWW today are name-based or location-based, both of which are famously feeble.)
 - Privacy/confidentiality: Guaranteeing that nobody can read the message with the exception of the proposed receiver.
 - Integrity: Guaranteeing the receiver that the received message has not been compromised in any possible way from the initial.
 - Non-repudiation: A procedure to demonstrate that the messenger really sent the message. [3]
- Cryptography, then ensures information from theft or change, as well as be utilized for client confirmation. There are, when all is said in done, three sorts of cryptographic plans ordinarily used to achieve these objectives: mystery key (or symmetric) cryptography, open-key (or unbalanced) cryptography, and hash works, each of which is depicted beneath. In all instances, the introductory decoded information is alluded to as plain-text. It is encoded into figure content, which will thus (ordinarily) be decoded into utilizable plain-text.

There are numerous ways of categorizing cryptographic algorithms. For commitments to this thesis, they will be classified based on the number of keys that are engaged for encryption and decryption, and further demarcated by their application and use. The three kinds of algorithms that is conferred




Fig1 Types of cryptographic algorithms based on number keys

In symmetric-key encipherment a substance say Viku, can make an impression on an alternate element, say Ashu, over an unstable channel with the presumption that a foe, say Eve, can't

comprehend the substance of the message by basically listening stealthily over the channel. Viku scrambles the message utilizing an encryption calculation; Ashu unscrambles the message utilizing an unscrambling calculation. Symmetric-key encipherment utilizes a solitary mystery key for both encryption and unscrambling. Encryption/decoding might be considered electronic locking. In this, Viku puts the message in a crate and locks the container utilizing the imparted mystery key; Ashu opens the case with the same key and takes out the message.



Fig 2 Symmetric Key cryptography

In asymmetric-key encipherment, we have the same circumstance as the symmetric-key encipherment, with a couple of exemptions. Initially, there are two keys rather than one: one open key and one private key. To send a secured message to Ashu, Viku first encodes the message utilizing Ashu's open key. To unscramble the message, Ashu utilizes his own particular private key.



Fig3 Asymmetric Key cryptography.

In hashing, an altered-length message condensation is made out of a variable-length message. The condensation is typically much more modest than the message. To be valuable, both the message and the review be sent to Ashu. Hashing is utilized to give check values, which were examined prior in connection to give information respectability.



Fig 4 Block diagram of Hashing

Galois Field, named after Evariste Galois, otherwise called finite field, alludes to a field in which there exists finitely numerous components. It is especially valuable in translating machine information as they are represented in binary structures. That is, computer information comprises of two numbers, 0 and 1, which are the segments in Galois field whose number of elements is two. Representing to information as a vector in a Galois Field permits scientific operations to scramble information effectively and effectively. There are many cryptographic algorithms using GF among them, the AES algorithm uses the GF (2^8). The data byte can be characterized using a polynomial representation of GF (2^8). Arithmetic operation is completely not quite the same as typical arithmetic algebra, an addition can be discovered utilizing bitwise XOR operation. In Galois field, the multiplication product of polynomials will be modulo an irreducible polynomial so final answer can be within the used finite field. The polynomial which cannot be factorized of two or more than two is called as irreducible polynomial. In Galois field GF (2^8) addition/subtraction is same as XOR operation and multiplication/division is same as the AND operation. The binary representation of irreducible polynomial used in GF (2^8) is p=100011011.

Up to this point, the primary standard for encryption of the information remained a symmetric algorithm called as the DES (Data Encryption Standard). Notwithstanding, this must now been supplanted by another standard called by way of the AES (Advanced Encryption Standard) which we shall take a gander in future. DES is a 64 bit piece figure which implies that it encrypting information 64 bits at once. This is differentiated to a stream cipher in which stand out bit at once (or frequently little gatherings of bits, for example, a byte) is scrambled. DES was the fruit of a research project performed by International Business Machines (IBM) Corporation in the later parts of 1960's which give rise to a cipher called as LUCIFER. In the earlier parts of 1970's it was decided to commercialize LUCIFER and a quantity of significant modifications were added. IBM wasn't alone on this ship of modifications as they asked technical help from the National Security Agency (NSA) (other outside experts were aboard but it is probable that, from a technical point of view, the NSA was

the chief backer). The changed variety of LUCIFER was presented as a suggestion for the novel national encryption standard demanded by the National Bureau of Standards (NBS). It was lastly accepted in 1977 as the Data Encryption Standard -(DES) (FIPS PUB 46). [1]

With overall communication of private and secret information over the machine systems then again the Internet, there is dependably a plausibility of risk to information privacy, information honesty and, likewise information accessibility. Information encryption keeps up information secrecy, trustworthiness and validation. Data has happened to the most imperative stakes in developing interest of need to store each and every significance of occasions in regular life. Messages need to be secured from unapproved gathering. Encipherment is one of the security systems to secure data from community. Encryption shrouds the first substance of a message in order to make it mixed up to anybody, with the exception of the individual who has the extraordinary information to peruse it.

In the past cryptography implies just encryption and decoding utilizing mystery keys, these days it is characterized in diverse components like topsy-turvy-key encipherment (public-key cryptography) and symmetric-key encipherment (called as privet-key cryptography). The general population key calculation is intricate and has high reckoning time. Private Key calculations include stand out key, both for encryption and unscrambling while, open key calculations include two keys, one for encryption and an alternate for decoding. There were numerous cryptographic algorithms proposed, for example, Data Encryption Standard (DES), 2-DES, 3-DES, the Advanced Encryption Standard, Elliptic Curve Cryptography, and different calculations. Numerous examiners and programmers are continually attempting to break these calculations utilizing beast constrain and side channel assaults. A few strike were effective as it was the situation for the Data Encryption Standard in 1993.

AES, is the well-accepted cryptographic algorithm which could be utilized to ensure security towards electronic information. This thesis gives an AES algorithm respect to FPGA and VHDL this proposes a strategy to incorporate the AES coder and the AES decoder. This strategy can be of a smallintricacy structural planning, particularly in

sparing the fittings asset in executing the AES (Inv) Sub Bytes module and (Inv) Mix column module and so on. Most composed modules could be utilized for both AES encryption and decoding. Additionally, the construction modeling can at present convey a bulk information rate in both encryption/decoding procedures. The suggested building design is suited for equipment-discriminating requisitions, for example, shrewd card, PDA, and cellular telephone, and so on. Design optimization is being done by using Finite State Machine. Data path and control unit are designed for both cipher and decipher block, after that respective data path and control unit are integrated using structural modeling style of VHDL. Xilinx_ISE_14.2 software is being used for the purpose of simulating and optimizing the synthesizable VHDL code.

2 Literature Survey

- FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm, Journal of Systems Architecture 56 (2010) 116–123.(Jason Van Dyken, José G. Delgado-Friás)
- ADVANCED ENCRYPTION STANDARD, Federal Information Processing Standards Publication 197, November 26, 2001.

AES

The Advanced Encryption Standard is a determination for the purpose of encryption of automated information built by the National Institute of Standards and Technology of U.S. in 2001. AES is focused around the Rijndael figure created by Joan Daemen and Vincent Rijmen (two Belgian cryptographers), who proposed a suggestion to NIST throughout the AES determination process. Rijndael is a group of figures with distinctive key and piece sizes. For AES, NIST chose three parts of the Rijndael family, each with a piece size of 128 bits, yet three distinctive key lengths: 128, 192 and 256 bits. AES has been received by the U.S. government and is currently utilized around the world. It succeeds the Data Encryption Standard (DES), which was distributed in 1977. The algorithm depicted by AES is a symmetric-key calculation, importance the same key is utilized for the purpose of encryption and decryption of the information.

Similar to DES, AES is a symmetric block cryptograph, which implies it utilizes the identical key for the purpose of encryption and decryption. Notwithstanding, AES is truly not the same as DES in various means. The algorithm Rijndael takes into consideration a mixture of block and key sizes and not only the 56 and the 64 bits of the DES block and the key size. The block & the key can indeed be picked freely from 160, 196, 128, 256, and 224 bits and doesn't need to be identical. Then again, the AES standard shapes that algorithm can just acknowledge the block size of 128 bits and the decision of 3 keys - 192, 128, & 256 bits. Contingent upon which form is utilized, the designation of the standard is changed to AES-192, AES-256 or AES- 128 separately. And these contrasts AES varies from DES in which isn't a feistel structure. Review that in a feistel structure, a large portion of the information block is utilized to change the other 50% of the information block and afterward the parts are exchanged. For this situation the whole information block is prepared in parallel throughout each one round utilizing replacements and stages.

Various AES factors rely on upon the key length. For instance, if the key size utilized is 128 then the amount of iterations is ten while it is fourteen and twelve for 256 & 192 bits separately. At current the utmost widely recognized key size liable to be utilized is 128 bit key. This portrayal of AES algorithm consequently depicts this specific execution. Rijndael was planned to have the subsequent features:

- Battle in contradiction of every recognized attacks.
- Rapidity and code firmness on a widespread range of platforms.
- Blueprint Easiness. The complete assembly of AES can be grasped through fig: 3.3. The input is just a single data of 128 bit for the purpose of decryption & encryption and is recognized as the in dimension. This data is imitated into a state dimension which is adapted at every phase of the algorithm and later imitated to an output dimension (see figure). Both the plain text and key are portrayed as a 128 bit square dimension of bytes. This key is later expanded into a dimension of key schedule words (32 bits) (the w matrix). It need to be noted that the ordering of bytes within the in matrix is by column. The same is applicable to the w dimension. [1]




Fig 5 Conversion of 128 bits of data to State matrix




Fig 6 Encryption




Fig 7 Decryption

INNER WORKING OF ROUNDS

The algorithm initiates from Add round key process followed by total of 9 iterations of four processes and the 10th iteration of 3 processes. This is applicable for both encryption and decryption including a special case that each process of an iteration the decryption algorithm is the reverse of its corresponding process from encryption algorithm. 4 processes used are as given below in fig 3.3.1(a). [1]



Fig8 Four Stages of Encryption

The 10th iteration just doesn't use the Mix Columns transformation. The decryption algorithm initiates from an Add round key process trailed by 9 iterations of decryption process which comprises of the subsequent processes shown. Yet again, the 10th iteration just ignores the Inverse Mix Columns transformation process. For each of these processes will now be well-thought-out in more detail.



Fig 9 Four Stages of Decryption

the datapath of the cipher block which shows the connection of the various components of the datapath and the flow of data. It consist of 4 transformation processes named as byte substitution, row shift transformation, mix column transformation and add around key which uses a key expansion unit which produces a new key each round. The above 4 processes takes in a 128 bit data and transform it according an algorithm. The output signal Sa is feedback to multiplexer which selects between it and input data depending upon the output of the control unit. The registers above load on the appropriate condition provided by the control unit. Each transformation block also execute there algorithms if the control unit allows them to. In short the data path works under the guidance of the control unit.




Fig 10 : Datapath for AES CIPHER

The datapath of the decipher block which shows the connection of the various components of the datapath and the flow of data. It consist of 4 transformation processes named as inverse byte substitution, inverse row shift transformation, inverse mix column transformation and add around key which uses a key expansion unit which produces a new key each round. The above 4 processes takes in a 128 bit data and transform it according an algorithm. The output signal Sa is feedback to multiplexer which selects between it and input data depending upon the output of the control unit. The registers above load on the appropriate condition provided by the control unit. Each transformation block also execute there algorithms if the control unit allows them to. In short the data path works under the guidance of the control unit.




Fig11 Datapath for AES DECIPHER

Transformation blocks takes the data and transform it according to an algorithm to another data. Each block transforms when the enable signal is high else it return the input as output when the signal is low.

In this architecture we have designed two types of block depending upon the bit size, one for 128 bits of input and output other 4 bit of input and output.




Fig 12 Transformation Blocks in AES.

Results

A Graphical User Interface was designed as shown above for the purpose of encryption and decryption using Advanced Encryption Standard algorithm. Here we have provided a 16 bytes (128 bits) key word and plain text of unknown length. We can clearly see the cipher text and the decipher text as generated.



Fig 13 Gui Result



Above waveform shows the complete result of AES where data is the input data, key is 128 bit input key, cipher is the ciphered text and decipher is the deciphered text. The Final design summary of the project is as shown in the above figure 5.2.12. This design summary is done keeping in the view that we are using Spartan 3E XC3s500e FPGA. Though IOBs count is quite high it can be managed by decreasing the input and output parameters like taking data and key as an input one at a time and visualizing the cipher text and decipher text one at a time, this can decrease the IOBs to quite low. Rest of the logic blocks utilization's are quite low, thus we can implement our project in the above stated FPGA board.

CONCLUSION

We developed an optimized and process able VHDL code for the implementation of both encryption and decryption process. The FPGA resource used was drastically decreased from past result. Hence, Advanced Encryption Standard architecture designed by us can be executed with rational efficiency on a Spartan 3E XC3s500e FPGA.

REFERENCE

1. ADVANCED ENCRYPTION STANDARD, Federal Information Processing Standards Publication 197, November 26, 2001.
2. Google Images: www.images.google.co.in.
3. Wikipedia: www.wikipedia.org.
4. B.A. Forouzan and D. Mukhopadhyay, Cryptography and Network Security, 2nd Ed., Tata McGraw Hill, New Delhi, 2012.
5. VHDL Primer (3rd edit ion) by J. Bhasker